




Topological Symbolic Simplification for Analog Design

Hanbin Hu, **Guoyong Shi (presenter)**,
Dept. of Micro/Nano-electronics,
Shanghai Jiao Tong University, Shanghai, China
Andy Tai and Frank Lee
Synopsys, Inc.

ISCAS 2015, Lisbon, Portugal, May 25-27, 2015





Outline

- ⊙ Research motivation
- ⊙ Background review
- ⊙ **Contribution**
 - Application of symbolic topology representation to topology simplification
 - Strategy for ordering symbol significance
 - Demonstration of the effectiveness of symbolic reduction
- ⊙ Experimental results
- ⊙ Conclusion


Motivation for Topology Simplification

- ⊙ Lumped small-signal model is popular in **analog circuit design**.
 - Direct symbolic analysis generates **non-interpretable** results.
 - Simplification helps deriving circuit insight and visualizing **dominant** circuit components



Symbolic Analysis for Simplification



- **Symbolic analysis** can generate the symbolic **circuit transfer functions**



- **Reusable**
 - **but suffers** from **exponentially growing complexity** (in circuits size)
- **Symbolic simplifications** are commonly used: **SBG**, **SDG**, **SAG**.
 - Simplification “**Before / During / After**” Generation
 - Previous research in this area emphasizes **simplifying symbolic expressions**, rather than topology

A Symbolic Method capable of Handling Topology


- Graph-Paired Decision Diagram (GPDD) – A BDD
- A topology-based analysis method



This diagram actually encodes the circuit topology

Paths in the GPDD are symbolic terms

GPDD evaluation rule:



$$f_G(G) = s_I f_A(A)G + s_E f_B(B) \quad s_I, s_E = \pm 1$$

$$-XG + G + sC = 0$$

$$\Rightarrow H(s) = \frac{1}{X} = \frac{G}{G + sC}$$


G. Shi (TCAD, 2013)

Feature of Symbols in GPDD

$$H(s) = \frac{f_A(A)G + f_B(B)}{f_C(C)G + f_D(D)}$$


The numerator and denominator are **affine functions** of an arbitrary symbol; “**G**” in this example.

“**G**” taking 0 or ∞ results in two different **reduced circuits**:




Taking Element Limits in GPDD

- Setting a symbol to 0 or ∞ can be manipulated directly in GPDD! -- (just tracing along different paths)



Example

- Reducing symbol L from an RLC circuit



Comments:


Obtaining GPDD for the reduced ckt is straightforward.

GPDD is a good media for topological circuit reduction.

Main Contributions of this Work

- ① Proposal of GPDD based reduction scheme
 - Done!
- ① An **assessing method** for assigning significance to each circuit element
 - “significance” to be defined later
 - **Sorting element by their significance**
 - **Removing those least significant elements**

Feature of Frequency Response



We DO NOT use sensitivity; rather we monitor several critical points of AC response – the **DC point** and the phase margin **(PM) point**.


Symbols with **least variation of significance** can be eliminated.

Such symbols are called **“insignificant symbols”**.

Significance Assessment

Definition of Symbol Significance :

- The total (relative) variation of two monitored quantities when a selected element (say, G) is operated with 0-operation or ∞ -operation.



Symbol Operation & Metric Variation

$$\varepsilon |_G = \sqrt{\left(\frac{A|_G - A_0}{A_0}\right)^2 + \left(\frac{PM|_G - PM_0}{PM_0}\right)^2}$$

op(G) = G
(short G)

$$\varepsilon |_{\bar{G}} = \sqrt{\left(\frac{A|_{\bar{G}} - A_0}{A_0}\right)^2 + \left(\frac{PM|_{\bar{G}} - PM_0}{PM_0}\right)^2}$$

op(G) = G-bar
(open G)




Significance: $E_{op(G)} = \min \left\{ \varepsilon |_G, \varepsilon |_{\bar{G}} \right\}$ **op(G) = G or G-bar**



Choose the operation with **smaller** metric variation

Simplification Flow



Comments on the Flow


- ① The symbolic GPDD is **constructed only once** for each circuit,
- ① and **repeatedly used** in significance evaluation for all symbols.

- ① The **complexity** for the significance evaluation of all symbols is proportional to the **size of GPDD x num of symbols** in the circuit.
 - Several seconds in our experiment

Experimental Results

Test Circuit 1

Folded-cascode opamp




Observations:

- 1) Topological structure preserved
- 2) Virtual ground (tail) preserved

Reduction from 123 symbols to 18 symbols in 3.9 seconds

Simplified circuit



$$A_v = G_m R_o = -g_{m1} \left[(R_{out,4}) \parallel (R_{out,6}) \right]$$


$$R_{out,4} = \left[g_{m4} (r_{ds2} \parallel r_{ds12}) \right] r_{ds4}$$

$$R_{out,6} = (g_{m6} r_{ds8}) r_{ds6}$$

Matches textbook result!


Test Circuit 1 (cont'd)

Check the frequency response (comparing full ckt, reduced ckt, and SPICE results)



Test Circuit 2

Two-stage opamp



Observations:


- 1) Two-stage structure preserved
- 2) Compensation preserved
- 3) Virtual ground (tail) preserved

Reduction from 81 symbols to 16 symbols in 0.1 seconds

Simplified circuit

Compensation


$$A_v = A_{v1}A_{v2} = -g_{m1}(r_{o1} \parallel r_{o3})g_{m6}(r_{o6} \parallel r_{o7})$$



Matches textbook result!

Test Circuit 2 (cont'd)

Check the frequency response (comparing full ckt, reduced ckt, and SPICE results)



Further Study

- ④ Improving the assessment metrics
 - Incorporating **other design metrics** (CMRR and PSRR, ...)
- ④ Robustness of generated models
 - Extensible to slew-settling model
 - Help extraction of symbolic dominant **poles/zeros**
- ④ **Graphical interface support** - for readable schematic
- ④ Automatically determine the **num of symbols to eliminate**

Conclusion

- ⊗ GPDD symbolic construction can be applied to topological circuit reduction.
- ⊗ Can automatically generate small-signal model as behavioral model for system-level use.
- ⊗ Can be extended to generate large-signal model for slew-settling analysis
 - Future work

Thanks!
Q & A