



Incremental Symbolic Construction for Topological Modeling of Analog Circuits

Hanbin Hu, Guoyong Shi, Yan Zhu

MSDA Lab, School of Microelectronics, SJTU




Outline

- Motivation
- Background
- Incremental Algorithm
 - Symbol Deletion
 - Symbol Insertion
- Symbol Reordering
- Conclusion



Motivation


- Topology adjustment in analog circuit design
- Difficulty in design automation





Background

- Symbolic Analysis




[1] G. Shi, “Graph-pair decision diagram construction for topological symbolic circuit analysis,” TCAD, 2013.




Incremental Algorithm

- Symbol Deletion ($G = \infty$ or $G = 0$)




$$H(s) = \frac{AG + B}{CG + D}$$





Incremental Algorithm


- Symbol Insertion Demo





Incremental Algorithm

- Test Result




Total construction time of one-shot method is **1,736us** for 21 GPDD vertex.

Symbol	TIME(us)	GPDD
Origin	976	5
Egain	34	3
Ebuf	44	4
Rin	54	2
Rout	119	5
Rp1	36	3
Cp1	259	5
Σ	1,522	27




Symbol Reordering

- Symbol order effect on GPDD scale




- Insertion position





Symbol Reordering


- Fundamental Case Consideration
- Traverse all GPDD node on **the level W_1**





Symbol Reordering


- Sift the incremental symbol in symbol table





Symbol Reordering

- Sift the incremental symbol in symbol table





Symbol Reordering

- Sift the incremental symbol in symbol table

Symbol Table	Symbol Table	Band-pass Filter with three Opamps	Test Case	GPDD	Time (ms)
X	X		One shot w. pre-order	160	31.00
S	A		Inc. w/o sifting	2,141	1,042.70
A	...		Inc. with sifting	326	1,334.30
B	S				
...	...				
N	N				
Origin	Final				



Conclusion

- Proposed an **Incremental GPDD algorithm** to trace circuit topology change incrementally.
- Implemented a **symbol reordering** method to optimize an incrementally created GPDD.



Thanks!
Q & A!