# Hanbin Hu

# EDUCATION

M.S. in Electronics, SJTU	GPA: Overall 3.59/4.0; Major 3.71/4.0	09/2013-03/2016
B.S. in Microelectronics, SJTU	GPA: Overall 3.65/4.0; Major 3.76/4.0	09/2009-07/2013
B.S. in Applied Physics (minor), SJTU	GPA: Overall 3.81/4.0	02/2011-07/2013

### PUBLICATIONS

- [1] Shuwen Deng, **Hanbin Hu**, and Guoyong Shi, "A Symbolic Sensitivity Method for Mismatch Analysis and CMRR Improvement," in *Proc. IEEE Int'l Symposium on Circuits and Systems (ISCAS)*, 2016, submitted. [pdf]
- [2] Hanbin Hu, Guoyong Shi, Andy Tai, and Frank Lee, "Topological Symbolic Simplification for Analog Design," in *Proc. IEEE Int'l Symposium on Circuits and Systems (ISCAS)*, 2015, pp. 2644-2647. [pdf]
- [3] Hanbin Hu, Guoyong Shi, and Yan Zhu, "Incremental Symbolic Construction for Topological Modeling of Analog Circuits," in *Proc. IEEE Int'l Conf. on ASIC (ASICON)*, 2013, pp. 1-4. [pdf]

# **RESEARCH EXPERIENCE**

Advisor: Professor Guoyong Shi, Shanghai Jiao Tong University, China

Automatic Generation of Low-Order Models for Analog Circuit Analysis 06/2015-Present

- Working on automatic operational amplifier modeling considering common mode rejection ratio (CMRR), power supply rejection ratio (PSRR) and slew-settling behavior.
- Applying current limiting techniques to emulate the slew-settling behavior, and analyzing the effectiveness of using different nonlinear functions to exert current limiting on each circuit element.

### Symbolic Sensitivity Method for Mismatch Analysis and CMRR Improvement [1] 03/2015-10/2015

- Proved the symbolic construction condition for multiport analysis in Graph-Pair Decision Diagram (GPDD) based on Binary Decision Diagram (BDD).
- Reduced memory consumption for the GPDD structure by 50% on average and shortened the symbolic construction time by 3-4 times, using a multi-port symbolic construction approach.
- Applied symbolic sensitivity computation to recognize most sensitive circuit elements to mismatch, instead of using the time-consuming Monte-Carlo analysis.
- Optimized CMRR performance by means of sensitivity observation of peripheral capacitors, and reduced the mismatch due to parasitic elements in an operational amplifier.

### **SPICE Simulation Engine Design**

- Developed a SPICE simulation engine to analyze a circuit netlist whose sub-circuits contain both linear devices such as resistors and capacitors as well as nonlinear devices such as MOSFETs represented by EKV device model.
- Built a compiler processing circuit netlist that includes sub-circuits and device models using Flex/Bison.
- Performed operational point analysis, transient analysis and small signal analysis of analog circuits with various numerical algorithms including Backward Euler and Newton-Rhapson Iteration.

# Symbolic Topological Simplification Algorithm for Analog Circuits [2]

- Proposed a topological symbolic simplification algorithm for analog circuits by automatically providing an interpretable simplified circuit topology for operational amplifier analysis; validated and experimented on a symbolic simulation engine.
- Obtained matching topologies automatically, compared to methods given in classical analog circuit textbooks, cut down nearly 80% symbols in original circuits.

# Incremental Symbolic Construction for Analog Circuit Topological Modeling [3] 10/2012-06/2013

- Developed a GPDD simulation engine to symbolically compute small-signal transfer function.
- Implemented an efficient symbolic modification algorithm for GPDD based on symbol limit value when adjusting the circuit topology.
- Proposed symbol reordering and novel sign reduction algorithms to significantly reduce memory consumption of the BDD structure by about 40% in the experiment.

### Advisor: Professor Mohamad Sawan, Polytechnique Montréal, Canada

# Low Voltage Low Power Sigma-Delta Modulator Design

- Designed a bulk-driven fully differential operational amplifier, working under 1.0V power supply and 245nA current, with an open loop gain of 73dB and a GBW of 226.6kHz.
- Built a first-order Sigma-Delta Modulator (SDM) with an OSR of 20 and an SNR of 22.5dB, integrated a low power track and latch comparator with 39nA current.

07/2014-11/2014

03/2014-06/2014

07/2013-08/2013

Git, Vim, Doxygen, Gnuplot, Linux, MS Office

Synopsys HSPICE, Cadence Spectre, Virtuoso and OrCAD, LTC LTspice

# INTERNSHIP EXPERIENCE

Software Skills

<ul> <li>Detected and fixed 6 bugs in HSPICE, commands, disunity in manual descriptio</li> <li>Invited to present the project on FY16 Sy</li> </ul>	such as n, misal nopsys	s malfunction in appearance of ignment in output format, etc. Greater China R&D Demo Day	multiple specific	
<ul> <li>Summer Internship at Synopsys, Shanghai</li> <li>Built a Perl script to gather netlist info construction from the entire test suite with</li> <li>Detected 5 bugs in HSPICE and HSP_PA</li> </ul>	rmation h 20,58 ACK2G(	n, such as the number of eleme 6 test cases in quality assurance O, such as several file path error	07/2014-09/2014 ents, for database system. s, etc.	
<ul> <li>Teaching Assistant on Introduction to Desig.</li> <li>Graded homework and held office hours</li> <li>Provided a fundamental compiler templat</li> <li>Held final project presentations and asses</li> </ul> SELECTED EXTRA-CURRICULAR ACTI	n Auton to answ te for the sed stud VITIES	<i>nation</i> er questions from students. e course project. dents' performance.	03/2014-06/2014	
Manager, Irving T. Ho Fellows Google Group Class Commissary, Academy Affairs, School Point Contact, Bai-I Elementary School, Irvin Volunteer, Shanghai Science Museum, Shang Vice Minister, Academic Department, Studen Member, Summer Social Practice: Survey of in EXPO; Awarded with Third Prize by SJTU Secretary, Academic Department, Student Um SELECTED HONORS & AWARDS	p, Irving l of Mic ng T. Ho hai tt Union f Menta J hion of S	g T. Ho Memorial Foundation roelectronics (SoME), SJTU o Memorial Foundation of SoME, SJTU l Health Status of Volunteers SoME, SJTU	01/2012-Present 09/2013-Present 01/2014-06/2014 11/2013 09/2010-06/2011 07/2010-09/2010 09/2009-06/2010	
		<b>T C C C C C C C C C C</b>	00/0014 06/0015	
Kwang-Hua Scholarship		Top 5%	09/2014-06/2015	
SanDisk Scholarship		Top 3%	09/2013-06/2014	
Inving T. Ho Momorial Scholarship		Top 10%	09/2013-00/2014	
Academic Excellence Scholarship Second class	aa ( <b>3 v</b> a	Top 5%	09/2010-00/2011	
Second Prize National Olympiad in Informati	es in Pr	ars) TOP 10%	12/2008	
Second Prize, Intel Shanghai Adolescents Science & Technology Innovation Fair			03/2008	
SELECTED COURSES (* in Applied Physic	ence a	reemology milovation ran	03/2000	
Mixed Signal Design Automation Mathods	A 1	Cinquit Design for Piomedian	Implanta A	
Introduction to Design Automation	лт 06	Signals and Systems	00	
Analog Integrated Circuits	94	Artificial Intelligence	97	
Electromagnetic Field	95	Introduction to RF IC Design	95	
Semiconductor Physics *	100	Theory and Technology of Las	ser * 96	
Introduction to Solid State Physics *	98	Fundamental of Modern Phys	<i>ics</i> * 90	
MOOC COURSES IN COURSERA		5 5		
Algorithms: Design and Analysis Part I	Prof	Tim Roughgarden Stanford	06/2015-09/2015	
VLSI CAD: Logic to Lavout	Prof	Rob A. Rutenbar. UIUC	02/2015-04/2015	
Machine Learning	Prof	Andrew Ng, Stanford	07/2014-09/2014	
COMPUTER SKILLS				
<b>Programming</b> C/C++, Perl, Python, MATLAB/Simulink, Qt, Flex/Bison, Fortran, Verilog HDL				

# Summer Internship at Synopsys, Shanghai

- 07/2015-09/2015 Contributed codes to the commercial product HSPICE, and passed all regression tests according to the report from the Quality Assurance team.
- Refactored 3 commands input routines from Fortran to C++. ٠
- nstructed the simulation engine for transfer function simulation in HSPICE Daa